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(57) ABSTRACT 
Embodiments in accordance With the invention alloW for 
direct digitization of Wideband RF signals Without the need 
for doWn conversion or the use of mixers. In one embodiment, 
a preprocessed input analog signal is applied to three Wide 
band Mach-Zehnder interferometers (MZI), e.g., modulators, 
to amplitude modulate a continuous Wave laser signal. A 
photodetector is used at the output of each interferometer to 
convert the amplitude modulated optical signal into an elec 
trical signal. This is followed by an ampli?er and a loW-pass 
?lter (LPF) to increase the signal level and to reduce the noise. 
A small ml- comparator bank at the output of each LPF is 
clocked at the sampling frequency and encodes the electrical 
signal from each detector into a thermometer code that rep 
resents an integer value Within the modulus. A ?eld program 
mable gate array (FPGA) then combines the thermometer 
code from each comparator bank in order to generate a more 
convenient 6-bit binary representation, i.e., a digital output. 
13 Claims, 15 Drawing Sheets 


US. Patent Sep. 18, 2012 Sheet 3 0f 15 US 8,269,658 B1 
f‘, 300 
N 302 
RECEIVE INPUT ANALOG SIGNAL 
II 
INPUT TO AMPLIFIERS N 304 
II 
GENERATE AMPLIFIED ANALOG SIGNALS “306 
II 
INPUT AMPLIFIED ANALOG SIGNALS N308 
TO OPTICAL MODULATORS 
II 
RECEIVE OPTICAL SIGNAL N 310 
I 
SPLIT INTO BEAMS N312 
II 
INPUT BEAMS T0 OPTICAL “514 
MODULATORS 
v 
MODULATE OPTICAL SIGNALS WITH ~ 318 
ANALOG SIGNALS 
II 
INPUT AMPLITUDE MODULATED N320 






US. Patent Sep. 18, 2012 Sheet 4 0f 15 US 8,269,658 B1 
300 (CONT'D) 
rd 
GENERATE DETECTED AMPLITUDE ~ 322 
ELECTRICAL SIGNALS 
I 
AMPLIFY DETECTED AMPLITUDE N 324 
ELECTRICAL SIGNALS 
I 
FILTER NOISE FROM DETECTED N326 
AMPLITUDE ELECTRICAL SIGNALS 
I 
INPUT DETECTED AMPLITUDE ~ 328 
ELECTRICAL SIGNALS TO PLURALITY 
OF M] COMPARATORS 
I 
GENERATE SAMPLED SIGNALS 
I 
INTPUT SAMPLED SIGNALS TO RSNS- ~332 
TO-BINARY LOGIC FPGA 
I 
GENERATE DIGITAL OUTPUT ~ 334 
FIG. 3B 
US. Patent Sep. 18, 2012 Sheet 5 0f 15 US 8,269,658 B1 






























5 T 5251.51 21.1.10 . QMOBOJOPDORMOAHOSOZOJOO. OOOOOOQQO  
123456789101112131415161718 
—?—Mod_3 +Mod 4 —*—Mod 5 
123 45 6 7 8910111213141516 i 
011 O21 O2 12 000 13 13 1 23 1 24 1 24 704 33 33 23 333222 22 
n 
123 mmm 
h, 241 242 243 244 245 246 247 248 249250 251 252 253 254 256 257 258 
FIG. 5 
US. Patent Sep. 18, 2012 Sheet 7 0f 15 US 8,269,658 B1 
1.5 l l l l l l l I 
US. Patent Sep. 18, 2012 
‘70x7 
Im v 
BEE, —>< MZI Detector 
US 8,269,658 B1 
[out/1m 





DFB MZI Detector 
US. Patent Sep. 18, 2012 Sheet 9 0f 15 US 8,269,658 B1 
w .05
E: 







$ 2: 202m é
<<<< x51;
US. Patent Sep. 18, 2012 Sheet 10 0f 15 US 8,269,658 B1 
US. Patent Sep. 18, 2012 Sheet 11 0115 US 8,269,658 B1 
mm .UE
a .wE0%EMcm .uEowmm .05guE
US. Patent Sep. 18, 2012 Sheet 12 0f 15 US 8,269,658 B1 
US. Patent Sep. 18, 2012 Sheet 13 0f 15 US 8,269,658 B1 
62% Elm
mm .wE
US. Patent Sep. 18, 2012 Sheet 14 0f 15 US 8,269,658 B1 
FIG. 10A 







FIG. 10A FIG. 10B 
| KEY TO FIG. 10 
FIG. 10B 
US 8,269,658 B1 
1 
PHOTONIC ANALOG-TO-DIGITAL 
CONVERSION USING THE ROBUST 
SYMMETRICAL NUMBER SYSTEM 
CROSS-REFERENCE TO RELATED 
APPLICATIONS 
This application claims the bene?t of US. Provisional 
PatentApplication No. 61/297,040, ?led J an. 21, 2010, Which 
is hereby incorporated in its entirety by reference. 
BACKGROUND OF THE INVENTION 
1. Field of the Invention 
The present invention relates generally to the conversion of 
analog signals to digital form. 
2. Description of the Related Art 
Analog-to-digital conversion (ADC) is an important 
scheme in military radio frequency (RF) front-end systems. 
Although electronic ADCs have been existent for decades, 
research in photonicADCs has only gained more focus Within 
the last tWo decades. This can be attributed to several advan 
tages offered by photonic devices such as; ultra-high band 
Width, compactness, immunity to electro-magnetic interfer 
ence, loW-noise in the system and an ef?cient semiconductor 
manufacturing technique for integrated electro-optic devices. 
With the increasing demands on performance of modern 
radar, communication and electronic Warfare receivers, a 
prominent trend is to move the digital signal processing closer 
to the antenna. Digital microWave receivers and radio fre 
quency (RF) memories are expected to digitiZe the signals 
directly at the antenna and eliminate the need for doWn con 
version to intermediate frequencies. 
Photonic guided-Wave technology has played an important 
role in the development of advanced analog-to-digital con 
verter (ADC) architectures. Prior art advanced ADCs used a 
laser and a parallel arrangement of electro-optic Mach-Ze 
hnder interferometers (MZIs) to e?iciently couple the RF 
signal into the optical domain. In the MZI, interference Was 
produced betWeen the phase coherent light Waves that have 
traveled over tWo different path lengths. The light Was input to 
the MZI through a single mode Waveguide and a beam splitter 
divided the light into tWo equal beams that travelled through 
the tWo Waveguides. The split beams then recombined in an 
output Waveguide. By applying the RF voltage to a pair of 
electrodes along each Waveguide, the effective path lengths 
could be varied. As a result, the RF signal could be used to 
amplitude modulate the output light. 
Normally each MZI in the parallel array symmetrically 
folded the analog signal With the folding period betWeen 
MZIs being a successive factor of 2. The folded output ampli 
tude from each detector Was quantiZed With a single compara 
tor (differential ampli?er and latch). Together the comparator 
outputs directly encoded the analog signal in a digital Gray 
code format. These architectures had great promise due to the 
large bandWidth available for the MZI (B>45 GHZ) and the 
high pulse repetition frequency (tens of GHZ) of mode-locked 
?ber lasers that could be used for sampling. 
One of the major limitations associated With that type of 
approach Was the achievable resolution. For the folding peri 
ods to be a successive factor of 2, the length of each electrode 
must also be doubled Which adversely affected the device 
capacitance and ultimately constrained the feasible resolu 
tion. For these 1-bit per interferometer approaches, resolution 
Was limited to less than 4 bits. 
A prior art modular preprocessing technique based on the 












resolution of the photonic MZI approach beyond 1-bit per 
interferometer. FIG. 1 is a block diagram illustrating one 
example of an N:3 interferometer ADC 100 using the opti 
mum symmetrical number system (OSNS) in the prior art. 
OSNS 100 served as a source for resolution enhancement by 
using several comparators 108 at the output of each detector 
106. That is, instead of using one comparator 108 at each 
detector 106 output, the OSNS technique analyZed the output 
of each MZI channel i ie{1,2,3} using one of three sets of 
comparators 108A, 108B, 108C, Where each comparator set 
Was comprised of ml.—1 comparators in parallel Where ml. 
refers to the OSNS system moduli. FIG. 1 illustrates the prior 
art implementation for mie{3,4,5}. When the detector 106 
output crossed a comparator’s matching threshold value, the 
comparator output changed from a logic Zero to a logic one. 
The ml-—1 comparator thresholds Were con?gured to analyZe 
the dynamic range of the detector’s output. 
Since the MZI transfer function had a (symmetrical) cos2 
relationship, the comparator thresholds Were arranged in a 
non-linear fashion. For channel i, the total number of com 
parators With a logic one at any given time is called a sym 
metrical residue, xi (or thermometer code); and the combina 
tion of all three symmetrical residues from the three sets of 
comparator systems represents the mapping of the RF 
antenna voltage into the OSNS domain. A digital representa 
tion of the RF signal voltage Was then derived Within the 
OSNS-to-binary logic attached at the output of the compara 
tors. By using the OSNS, higher photonic ADC resolutions 
Were feasible using only N:3 MZIs over the 1-bit-per-inter 
ferometer architectures described earlier. Unfortunately, 
using this prior art method, the comparators Within each MZI 
channel must sWitch states at exactly the same time otherWise 
an encoding error resulted in the symmetrical residues, Which 
in turn, translated into an error at the output of the OSNS-to 
binary logical netWork. 
SUMMARY OF THE INVENTION 
Embodiments in accordance With the invention provide a 
photonic preprocessing method based on the robust sym 
metrical number system (RSNS). Embodiments in accor 
dance With the invention include an added property that 
reduces the possibility of error during the digitiZation pro 
cess. This property, referred to as the integer Gray code prop 
erty, alloWs only one symmetrical residue to change state at 
any one time thus reducing the possibility of large encoding 
errors While maintaining the improvement in the resolution to 
greater than 1-bit per interferometer. 
In one embodiment, a method for photonic analog-to-digi 
tal conversion using the RSNS includes: receiving an analog 
signal; inputting the received analog signal into a parallel 
array of optical folding circuits that symmetrically fold the 
analog signal in accordance With one of N coprime moduli, 
Where there are 2Nml. least signi?cant bits Within a folding 
period; generating a folded representation of the analog sig 
nal; amplitude analyZing each folded representation With m 
comparator thresholds to encode the analog signal into a 
sequence of symmetrical residues, Wherein the symmetrical 
residues are the sum of the number of thresholds crossed for 
each of the N folded Waveforms and make up one of the N 
sequences of integers Within the RSNS; and combining the 
RSNS integers into a digital output. 
Embodiments in accordance With the invention are best 
understood by reference to the folloWing detailed description 
When read in conjunction With the accompanying draWings. 
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BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a block diagram illustrating one example of an 
N:3 interferometer ADC 100 using the optimum symmetri 
cal number system (OSNS) in the prior art. 
FIG. 2 is a block diagram of a RSNS based photonic 
analog-to-digital converter (ADC) in accordance With one 
embodiment. 
FIG. 3 is a process How diagram ofan RSNS based pho 
tonic analog to digital conversion in accordance With one 
embodiment. 
FIG. 4 illustrates folding Waveforms for RSNS moduli 
mi:[3,4,5] and si:[l,2,3] in accordance With one embodi 
ment. 
FIG. 5 illustrates RSNS N:3 MZI channel output Wave 
forms and symmetrical residues together With the comparator 
matching threshold levels in accordance With one embodi 
ment. 
FIG. 6 shoWs a simulation of the complete folding Wave 
forms, threshold levels and the 43 code values in accordance 
With one embodiment. 
FIG. 7 illustrates an ampli?er created effective half-Wave 
voltage Vs'ci/Ki. 
FIG. 8 illustrates ampli?er preprocessing stages With gain 
Kl:2.917, K2:2.222 and K3:l.750. 
FIG. 9 illustrates an RSNS-to-binary conversion logic cir 
cuit. 
FIG. 10 illustrates an RSNS-to-binary NI LabVieW sub-VI 
graphical program and shoWs the LabVieW environment 
including the RSNS-to-binary logic block. 
DETAILED DESCRIPTION OF THE INVENTION 
Referring generally to FIG. 2, embodiments in accordance 
With the invention, utiliZe a 3-modulus scheme to preprocess 
an input analog signal, such as an antenna RF signal. In one 
embodiment, the preprocessed input analog signal is applied 
to three Wideband Mach-Zehnder interferometers (MZI), 
e.g., modulators, to amplitude modulate a continuous Wave 
laser signal. A photodetector is used at the output of each 
interferometer to convert the amplitude modulated optical 
signal into an electrical signal. This is folloWed by an ampli 
?er and a loW-pass ?lter (LPF) to increase the signal level and 
to reduce the noise. A small ml- comparator bank at the output 
of each LPF is clocked at the sampling frequency and encodes 
the electrical signal from each detector into a thermometer 
code that represents an integer value Within the modulus. A 
?eld programmable gate array (FPGA) then combines the 
thermometer-code from each ml. comparator bank in order to 
generate a more convenient 6-bit binary representation, i.e., a 
digital output. Embodiments in accordance With the invention 
alloW for direct digitiZation of Wideband RF signals Without 
the need for doWn conversion or the use of mixers. 
FIG. 2 is a block diagram of a RSNS based photonic 
analog-to-digital converter (ADC) 200 in accordance With 
one embodiment. More particularly, in one embodiment, 
FIG. 2 illustrates an N:3 interferometer ADC 200 using the 
robust symmetrical number system (RSNS) in accordance 
With one embodiment. FIG. 3 is a process How diagram of an 
RSNS based photonic analog-to-digital conversion (ADC) 
method 300 in accordance With one embodiment. Referring 
noW to FIGS. 2 and 3 together, in one embodiment, an analog 
signal 202, such as RF signal received by an antenna, is 
received (operation 302). Analog signal 202 is input to three 
variable-gain ampli?ers 204 (operation 304) and ampli?ed 
using variable-gain ampli?ers 204 to produce three ampli?ed 












202A is input to a ?rst ampli?er 204A to produce a ?rst 
ampli?ed analog signal; a second analog signal 202B is input 
to a second ampli?er 204B to produce a second ampli?ed 
analog signal; and a third analog signal 202C is input to a third 
ampli?er 204C to produce a third ampli?ed analog signal. 
Each ampli?ed analog signal output from each ampli?er 
204 is input to a corresponding modulator 210 at a modulator 
DC port 222 (operation 308). A DC voltage bias is also 
applied on the port 222 of each modulator 210 to obtain the 
necessary phase shift in the transmissivity for alignment of 
the RSNS channels. For example, the ampli?ed analog signal 
output from ampli?er 204A is input to modulator 210A; the 
ampli?ed analog signal output from ampli?er 204B is input to 
modulator 210B; and the ampli?ed analog signal output from 
ampli?er 204C is input to modulator 210C. 
In one embodiment, a l.55-p.m continuous Wave optical 
signal 206 (operation 310), such as from a continuous Wave 
(CW) distributed feedback (DFB) laser, is input through a 
1x3 splitter 208 (operation 312). Splitter 208 divides laser 
signal 206 into three beams, i.e., a ?rst beam 206A, a second 
beam 206B, and a third beam 206C, providing a signal for 
input to separate Mach-Zehnder modulators 210 (operation 
314). Thus, for example, ?rst beam 206A is input to modu 
lator 210A, a ?rst modulator; second beam 206B is input to 
modulator 210B, a second modulator; and third beam 206C is 
input to modulator 210C, a third modulator. Herein a modu 
lator 210 is also referred to as an MZI. 
As each ampli?ed analog signal enters a corresponding 
modulator port 222, electro-optic modulation occurs to pro 
duce amplitude modulated optical signals (operation 318). In 
one embodiment, modulators 210 function as optical folding 
circuits that symmetrically fold the ampli?ed analog signal in 
accordance With one of N coprime moduli, Where there are 
2Nm least signi?cant bits Within a folding period and gener 
ate a folded representation of the analog signal as further 
detailed herein. 
After electro-optic modulation, each amplitude modulated 
optical signal is input to a photodetector 212 (operation 320). 
For example, the amplitude modulated optical signal output 
from modulator 210A is input to photodetector 212A; the 
amplitude modulated optical signal output from modulator 
210B is input to photodetector 212B; and the amplitude 
modulated optical signal output from modulator 210C is 
input to photodetector 212C. Each photodetector 212 con 
verts the amplitude modulated optical signal into a detected 
amplitude electrical signal (operation 322). For example, 
photodetector 212A generates a ?rst detected amplitude elec 
trical signal; photodetector 212B generates a second detected 
amplitude electrical signal; and photodetector 212C gener 
ates a third detected amplitude electrical signal. 
In one embodiment, the detected amplitude electrical sig 
nals output from each of photodetectors 212 are input to 
summing ampli?ers 214 (operation 324). In one embodiment, 
summing ampli?ers 214 are used to increase the voltage 
range ofthe signals to 1.25 VPP With an offset of0.625 VDC. 
Thus, for example, the ?rst detected amplitude electrical sig 
nal from photodetector 212A is input to summing ampli?er 
214A to generate a ?rst ampli?ed detected amplitude electri 
cal signal; the second detected amplitude electrical signal 
from photodetector 212B is input to summing ampli?er 214B 
to generate a second ampli?ed detected amplitude electrical 
signal; and the third detected amplitude electrical signal out 
put from photodetector 212C is input to summing ampli?er 
214C to generate a third ampli?ed detected amplitude elec 
trical signal. In one embodiment, each ampli?er 214 includes 
or is folloWed by a ?lter (not shoWn) to reduce the noise prior 
to sampling by ml- comparators 216 (operation 326). 
US 8,269,658 B1 
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After noise reduction, the ampli?ed detected amplitude 
electrical signals are input to (operation 328) and sampled 
using a bank of ml- comparators 216, one set of ml- comparators 
216 for each modulator 210, to generate sampled signals 
(operation 330). For example, in one embodiment, the ?rst 
detected amplitude electrical signal associated With modula 
tor 210A is input to ml. comparator bank 216A to generate a 
?rst set of sampled signals; the second detected amplitude 
electrical signal associated With modulator 210B is input to 
ml- comparatorbank 216B to generate a second set of sampled 
signals; and the third detected amplitude electrical signal 
associated With modulator 210C is input to ml- comparator 
bank 216C to generate a third set of sampled signals. 
The sampled signals from ml. comparators 216 are then 
input to RSNS-to-binary logic FPGA 218 (operation 332) and 
processed using an RSNS-to-binary encoding scheme. The 
RSNS-to-binary encoding scheme converts the three-modu 
lus RSNS signals to a unipolar 6-bit binary code output 220, 
6 
Let Xh be the three-element vector of symmetrical residues 
at a given locationhWithin the RSNS. Table 1 shows Xh (read 
vertically in the ?gure) at each location h for an N:3 RSNS 
system With mi:[3 4 5] and si:[0,l,2]. As an example, for 
h:7, the vector of symmetrical residues is X7:[2,2, l ]. For the 
RSNS provided here, the dynamic range is l\A/l:43. It is the 
largest range of unambiguous Xh Within this particular imple 
mentation of the RSNS. That is, Within the span l\A/l, each 
vector of symmetric residues (or thermometer codes) Xh is 
unique. The location Within the RSNS at Which this point 
begins is at h:6l (not shoWn in Table l). 
The fundamental period Pffor an N-sequence RSNS is the 
total length of each member sequence after it has been 
extended to a point Where all member sequences are con 
structed of only complete sub-sequences. That is, for the 
example shoWn in Table 1, each member sequence is 
extended to h:359 to construct the complete RSNS system. 
TABLE 1 
Three-sequence RSNS (partial) structure using a right shift. 
3 2 







i.e., a digital output (operation 334). In one embodiment, each 
code Within the 6-bit binary representation corresponds to a 
quantiZed value (dynamic range l\A/l:43). 
Robust Symmetrical Number System (RSNS) 
Symmetrical number systems are derived from modular 
sequences, that is, the values in the sequences are repeated. 
These number systems consist of N22 integer sequences, 
Where each sequence is associated With one of the coprime 
moduli ml- for that system. Each member sequence for a 
symmetrical number system has a unique integer arrange 
ment and a folding period (ie largest sequence of digits in a 
sub-sequence before it is repeated again in the larger 
sequence). In the robust symmetrical number system 
(RSNS), each of the N member sequences is made up of 
integers derived from the corresponding moduli, ml, for that 
particular member sequence. The RSNS is based on the fol 
loWing sequence 
To form the N-sequence RSNS, each term in (l) is repeated 
N times in succession. The integers Within one folding period 
of a member sequence are then 
,1, . . . 1] (2) 
This results in a sequence With a period of 
PmiIZNmi (3) 
With ie{1, 2, 3} for this particular embodiment. Each member 
sequence Within the system is shifted to the right or left l1,-:i— 1 
places. Further, if each member sequence With period PM is 
extended, then the system of N member sequences considerzed 
collectively forms the RSNS. At each location (or index) h 
Within the system, We consider the corresponding value for 
each member sequence and identify the symmetrical residue 
(or thermometer code) xh, such that Xhmp _:xh Where ne 
{0,11,12, . . . } and hel", Where 1+ is the set @1511 non-negative 









Alternatively, the fundamental period Pfis the least com 
mon multiple of the set of coprime moduli [2Nml, 
2Nm2, . . . , 2NmN] or more concisely given by 
FIG. 4 illustrates folding Waveforms for RSNS moduli 
mi:[3,4,5] and si:[l,2,3] in accordance With one embodi 
ment. More particularly, FIG. 4 shoWs hoW a RSNS may be 
implemented using three triangular symmetrical folding 
Waveforms, each one associated With a particular modulus 
and right shifted according to si:[0, l ,2]. Only a portion of the 
RSNS sequence structure is shoWn here. On the left margin of 
the ?gure are example threshold values for each of the ml 
comparators analyZing each folding Waveform. At the bottom 
of the ?gure, the symmetrical residues are shoWn, Which 
corresponds to the number of comparators in the ON state at 
any one time. Each of the integers Within the sequence shoWn 
on the bottom of the ?gure represents the number of thresh 
olds crossed. That is, the integer value in each sequence is 
generated by comparing the amplitude of the folding Wave 
form to the thresholds in the in comparators Within each 
modulus (or channel). FIG. 4 also shoWs the ambiguity in 
thermometer codes occurring betWeen the ?rst and seventh 
column of symmetric residues for this particular example. 
Lastly, FIG. 4 also highlights the integer Gray code property, 
Which can be seen When Xh is compared to its immediate h+l 
or h-l neighbor. The integer Gray code transition results in 
just one integer in Xh changing value by :1. 
An important consideration for any RSNS application is 
the calculation of the dynamic range For example, to use 
the RSNS to design a 10-bit ADC, it must be determined 
Which combination of moduli form the best RSNS With 
M2210. The calculation of the RSNS M and the starting 
position h are a function of N and the choices for mi. For all 
but a select feW RSNS systems there is no closed-form solu 
tion for M and h. A closed-form solution for N:3 moduli of 
the form 2’—l, 2’, 2r+l is 
US 8,269,658 B1 
Where r is any integer and ml 23. 
The shift values sl- for each sequence do not affect the RSNS 
dynamic range but do make a difference in the location of the 
beginning position h of the dynamic range and the ending 
position h+l\A/I—1 as shoWn in Table 2. 
TABLE 2 
Dynamic range M, beginning position (h) and ending position 
h + M —1form.= 3 m7 =4 m1 = 5 using arightshiit. 
System Fundamental Be ginning-Ending 
Moduli Shift Dynamic Period of System 
m,- s,- Range M Pf Dynamic Range 
3 0 
4 1 43 3 60 61-103 
5 2 241-283 
3 1 
4 0 43 3 60 8-50 
5 2 
3 2 
4 1 43 3 60 81-123 
5 0 
From Table 2, the beginning code position can be either 
h:61 or h:241 With each sequence employing a right shift of 
si:[0,1,2] LSBs. After the beginning code is chosen, the sym 
metrical residues at this point are determined by ?rst subtract 
ing off the integer number of LSBs Within a fold as 
This value is then used to ?nd the symmetrical residue Xh as 
(3) 
For example, the vector of symmetrical residues at h:241 are 
Xh:[2 2 3]T. 
The structure of each of the N sequences ensures that tWo 
successive RSNS n-tuples (combined terms from all N 
sequences) When considered together, differ by only one inte 
ger resulting in an integer Gray code property. 
Photonic RSNS ADC Architecture 
In one embodiment, commercially-available photonic and 
electronic components Were integrated in a con?guration as 
shoWn in FIG. 2 using N:3 moduli (ml:3, m2:4, m3:5). 
Different from the OSNS prior art technique, hoWever, there 
are ml- comparators in each MZI channel of the RSNS imple 
mentation. In one embodiment, this system achieved a 
dynamic range MI43 (or n:5.43 bits) With a least signi?cant 
bit LSB:195 mV. It can be understood by those of skill in the 
art that an MZI channel or channel refers to the circuitry or 
operations on signals corresponded With each modulator 210 












LoW frequency (<20 kHZ) testing of the device resulted in 
an effective number of bits ENOB:4.6 bits, a signal-to-noise 
plus distortion SINAD:29.5 dB, and a total harmonic distor 
tion THD:—31.2 dB. Measurement of the noise ?oor for tWo 
input frequencies (10 kHZ and 20 kHZ) Was used to quantify 
the jitter poWer o2:0.14 as a percentage of the sampling 
frequency. This value includes the sample time uncertainty of 
the clock, as Well as, the instability of the MZI transmittance, 
Which is the dominant source of j itter. 
More particularly referring to FIG. 2, in one embodiment, 
RF signal 202 is ampli?ed using three operational ampli?er 
circuits 204. These are designed to drive the electronic port 
222 of each MZI modulator 210 so that the desired modular 
folding Waveforms are obtained at the corresponding output 
of each photodetector 212. Within each ampli?er circuit 204, 
a DC bias component is also incorporated to adjust the oper 
ating point of the corresponding MZI modulator 210 to 
achieve the necessary alignment betWeen channels. In one 
embodiment, a 1550 nm distributed feedback (DFB) laser is 
used and a 1x3 polarization-maintaining optical splitter 208 
provides a source of constant intensity light 206A, 206B, 
206C, to each MZI modulator 210. 
In one embodiment, at the output of each MZI modulator 
210, an InGaAs photodetector 212 folloWed by a summing 
ampli?er 214 is used. Summing ampli?er 214 ampli?es the 
loW-voltage detector output signal from each photodetector 
212 and adds a DC voltage to shift the detector output above 
0V and move the signal Within the input voltage range of 
comparators 216. In one embodiment, a loW pass ?lter (not 
shoWn) is added after each summing ampli?er 214 to reduce 
the noise prior to sampling by ml. comparators 216. In one 
embodiment, the comparator sampling rate and matching 
threshold voltages are set using a XILINX Field Program 
mable Gate Array (FPGA) 218 module. To convert the 
sampled symmetrical residues into a more convenient 6-bit 
binary code 220, an RSNS-to-binary conversion algorithm is 
embedded into the FPGA using a combination of logic cir 
cuits. 
In one embodiment, each MZI modulator 210 folds the 
antenna voltage in accordance With the channel modulus ml 
by using an ampli?er. With the ampli?er gain K,- the effective 
half-Wave voltage is Vm/Kl- as shoWn in FIG. 8 where V“,- is 
the modulator’s half-Wave voltage (out of the box). The 
ampli?er gain is adjusted to give 2Nml- LSBs Within a com 
plete fold 2Vm/Ki. Although the same MZI part numbers can 
be used for each channel, they Will often differ in the mea 
sured half-Wave voltages on both the DC port, and RF port. 
Since these values are also a function of the input signal 
frequency, the bandWidth being digitiZed is selected Where 
the half-Wave voltages do not change. FIG. 7 illustrates an 
ampli?er created effective half-Wave voltage Vm/Ki. 
With a full-scale voltageVFS:8.35 V, the siZe ofthe LSB is 
: 195 mV 
The folding Waveforms at the output of each MZI modu 
lator 210 are aligned by applying a DC bias VDCZ- to shift (left 
or right) the phase of each MZI output. Table 3 shoWs the MZI 
half-Wave voltages, the effective half-Wave voltages, and the 
DC bias applied for the bipolar design being reported. In one 
embodiment, each MZI modulator 210 must provide enough 
folds in the output to cover the RSNS dynamic range M. The 
ma>§imum voltage that is applied to each channel is :VFS/ 
2:MVm-/2NKl-mi:4. 193 V. 


